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Abstract
The limit cycle behavior of a ternary filtering structure is
investigated. It is found that the limit cycles behavior is de-
pendent on the initial conditions of quantization error and
the gain parameter in addition to the level of the dc input.
The system is simulated and a random search procedure is
set up to explore and extract its cyclical patterns.
1. Introduction
One of the ill-understood behavior patterns of ΣΔ mod-
ulators is the generation of periodic patterns or limit cycles
at its output. Such a cyclic output produces discrete noise
components. Remarkable studies have been made on the
limit cycle nature of the first- and second-order ΣΔ mod-
ulators and on their elimination [1][2][3]. Despite the nu-
merous attempts to identify the limit cycle mode of higher
order (more than 2) ΣΔ systems [4], an exact analysis has
not been achieved yet. Understanding the limit cycle phe-
nomenon in these systems is becoming more demanding
due to their improved performance at equivalent oversam-
pling ratios, which make them attractive to ΣΔ system de-
signers. Moreover, due to their instability problem, which
is the main drawback in these topologies, the limit cycle be-
havior should be thoroughly investigated as it has a strong
relation to the issue of instability [5].
In this paper we attempted to conduct a comprehensive
analysis to the ternary-ΣΔ topology, which is regarded as
a third order ΣΔ modulator, both mathematically and by
simulation.
2 System Analysis
The ternary structure in Fig.(1), which was utilized by
[6][7][8][9] to design single-bit DSP systems, is basically a
third-order IIR filter. To analyze this system, let as assume
x as the dc input, u(k) is the integrator output (just precede
the quantizer), and then the quantizer output, y(k) will be
given by: y(k) = sgn[u(k)].
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Figure 1. Single-bit ternary filter.
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Figure 2. Single-bit second-order SD filter.
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This system can be described as follows:
u(k) = 3u(k − 1)− 3u(k − 2) + u(k − 3)
−(α + 2)y(k − 1) + 3y(k − 2)− y(k − 3) + x. (1)
where α is a constant parameter. The complete iterative
solution to eqn(1) is:
u(k) = (1/2)k(k − 1)u2 − k(k − 2)u1 + p(k)uo
−p(k)yo + k(k − 2)y1 − (k − 1)y2 − αp(k)y2
−g(k, α) + d(k)x. (2)
where uo, u1, and u2 are the initial values of the integrator
output, and yi = sgn(ui). The functions p(n), g(n), and
d(n) are given as follows:
p(k) = (k − 1)(k − 2)/2 (3)
g(k, α) =
k−3∑
n=1
[(1/2)n(n + 1)α + n + 1]y(k − n)(4)
d(k) = kp(k)/3. (5)
If α = 1, eqn.(2) becomes:
u(k) =
1
2
k(k−1)e2−k(k−2)e1+p(k)eo− gˆ(k)+d(k)x.
(6)
where ei = ui − sgn(ui), whereas gˆ(k) represents the case
when α = 1 and is given by:
gˆ(k) = g(k, 1) =
1
2
k−3∑
n=1
[(n + 2)(n + 1)]y(k − n). (7)
If we assume a limit cycle of length L has occurred in
the system, then from eqn.(2), y(k + L) = y(k). Solving
and arranging for L yields:
−L
2
2
(u2 − αy2 − 2e1 + eo)
+
L
2
(u2 + (2− 3α)y2 − 4e1 + 3eo)
−kL(u2 − αy2 − 2e1 + eo)− (g(k, α)− g(k + L,α))
= (d(k + L)− d(k))x. (8)
If α=1, then u2 − αy2 = u2 + (2 − 3α)y2 = e2, and
eqn.(8) becomes:
−L
2
2
(e2 − 2e1 + eo) + L2 (e2 − 4e1 + 3eo)
−kL(e2 − 2e1 + eo)− gˆ(k)− gˆ(k + L)
= (d(k + L)− d(k))x. (9)
It is evident from eqn.(8) that the gain parameter has an
important role in this matter, as it affects the initial con-
ditions as well as the steady state operation. Both eqn.(8)
and eqn.(9) imply that the occurrence of limit cycles in the
this structure is conditional. If we adopt the approach in
[10][11], by assuming x to belong to the set of rational
numbers a/b, where a and b are prime integers, then all
the terms that contain the signum function and multiplied
by integer factors are also a subset of the same set of ratio-
nal numbers, a/b. However, this condition is not sufficient
in our structure to produce limit cycles and another condi-
tion should be met as well. Specifically, in eqn.(8) the factor
(u2−αy2−2e1+eo) or the factor (e2−2e1+eo) in eqn.(9)
must be equal to zero. Therefore, limit cycles occur in the
ternary-ΣΔ system with periods of L given by:
L =
(bk+L − bk)
a(u2 − (2− 3α)y2 − 4u1 + 3uo) . (10)
3 Limit Cycles: Analysis and Simulation
In this section we focus on the detection and extraction
of the limit cycles at the system output. This is done in both
the frequency domain (using FFT) and time domain (using
autocorrelation). The effect of OSR (oversampling ratio)
will also be considered.
The cyclic sequences will be described as follows [12]:
Q(i),j = [+q1,−q1, ... + qi−1,−qi−1,+qi,−qi]
where i denotes the number of transitions from +1 to -1 (or
-1 to +1) within the limit cycle period, while the subscript j
represents any integer. The values between brackets repre-
sent successive outputs that constitute one cycle, where +qi
represents the number of consecutive +1’s, whereas −qi
represents the number of consecutive -1’s, both at the ith
transition.
3.1 Zero-Input Limit Cycles
Fig.(3) illustrates an approach to find periodic patterns
in the ternary structure. A sufficiently large number of
lags (clock periods) in the autocorrelation function, Ryy(n),
should be used to insure that no longer cyclic period does
exist. The figure reveals that the maximum limit cycle
length Lmax for zero input in the ternary-ΣΔ topology
shown in Fig.(1) is Lmax = 8. Same result can be obtained
from the frequency domain, whereby the fundamental limit
cycle frequency fo and its harmonics are located and then
Lmax can be calculated as follows:
Lmax = fs/fo. (11)
where fs is the sampling frequency. However, one should
be aware that this is true only for stationary signals. Fur-
thermore, the number of transitions i within the limit cycle
is calculated as shown in Fig.(4), where it is obvious that
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Figure 3. Fundamental limit cycle in the auto-
correlation function for x=0.
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Figure 4. Number of transitions in the funda-
mental cycle of autocorrelation for x=0.
i = 3 in that case, with the main sequence of the limit cy-
cles as:
Q(3),1 = [2+, 1−, 1+, 2−, 1+, 1−].
The constant parameter α has a vital role on the limit
cycle behavior of the system under investigation in the case
of zero-input.
Fig. (5) shows the phase plane of the limit cycle that the
ternary structure traps in (after a sufficiently long time)for
x=0, α = 0.1 and initial conditions uo = 0.5, u1 =
0.7, u2 = 0.8.
It is worth noting here that the difference between the
average output of any complete limit cycle and the input is
zero, i.e.,
x− 1
L
k+L∑
k
y(k) = 0 (12)
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Figure 5. Phase portrait uo = 0.5, u1 =
0.7, u2 = 0.8, α = 0.1 for x=0.
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Figure 6. Gain vs. maximum dc input beyond
which no limit cycle occurs.
3.2 Limit Cycles for DC Inputs
The ternary-ΣΔ filter exhibits a highly non-linear limit
cycle behavior. Furthermore, the parameter α appends an
extra variable to the problem. On one hand, α controls the
maximum dc input xmax beyond which no limit cycle can
be detected. This can be seen in Fig.(6). On the other hand,
as anticipated by eqn.(8), α may alter the limit cycle behav-
ior through the variation of both the initial and steady-state
conditions of the system. This alteration extends to include
the quantization noise structure as well.
The frequencies of these patterns normally reside in the
baseband region, however, their power is relatively low.
This is due to the noise shaping effect of the ΣΔ modula-
tor in this band of frequency. Shorter cycles that are in fact
subsets of Lmax (and consequently located in a higher fre-
quency band) suffer several orders of magnitude less attenu-
ation, and therefore aggravate the problem of instability. As
an example in this simulation: at x=1/20, Fig.(7) depicts the
Authorized licensed use limited to: IEEE Xplore. Downloaded on November 26, 2008 at 22:42 from IEEE Xplore.  Restrictions apply.
−2 −1 0 1 2 3 4
−1
0
1
2
3
4
u(n
+1
)
u(n)
Figure 7. Phase plane of limit cycle for uo =
0.4, u1 = 0.25, u2 = 0, α = 0.1 and
x=1/20.
phase plane of limit cycle with Lmax=48, and the number
of transitions = 12, the available limit cycle sequences are:
Q(12),1 = [6+, 1−, 1+, 1−, 4+, 1−, 2+, 1−, 4+, 1−, 2+, 1−,
4+, 1−, 2+, 1−, 4+, 1−, 2+, 1−, 4+, 1−, 1+, 1−]
Q(2),1 = [2+, 1−, 4+, 1−]; Q(2),2 = [4+, 1−, 2+, 1−]; etc.
It can be easily seen that Q(2),1 is a subset of the mother
sequence Q(12),1 and Q(2),2 is not valid as it is a shifted
version of Q(12),1. Our findings are as follows:
 The structure may have long limit cycles (e.g.,
Lmax=200,300,...), and subsets of shorter cycles are given
by L = Lmax/m, m = 1, 2, · · · .
 The relation between the integers a, b (x = a/b) and L
(e.g., L = a+b and fo = [m/b]fs), well-known in the first-
and second-order ΣΔ, is quite valid in this ternary structure,
which is basically a third-order ΣΔ.
 Although it is difficult to predict Lmax for a given input,
it seems that a certain qualitative periodicity does exist.
4 Conclusions
A ternary-ΣΔ structure was analyzed mathematically
without imposing any approximations. It was evident
that the system exhibits a conditional limit cycle behavior.
These conditions includes the initial quantization noise con-
ditions and the constant gain parameter in addition to the
dc input magnitude. The system was then simulated exten-
sively and a random search method is utilized to discover
and extract the limit cycles and identify their features. It
seemed that this topology, which is similar to third order
ΣΔ modulator possesses a highly non-linear behavior and
is similar in some aspects to that of the first and second
order ΣΔ modulators. Further insight investigation is rec-
ommended, as the issue of limit cycles in higher order mod-
ulators is vital for instability problem.
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